verilog.examples.adder — xyz.zcaudate/verilog 4.1.8

adder clj

(adder clk a b out)

A clocked 4-bit adder with 5-bit output to capture carry.