verilog.examples.counter — xyz.zcaudate/verilog 4.1.8

counter clj

(counter clk rst out)

A 4-bit counter with synchronous reset.